

Figure 1 Basic Architecture of Turbo Encoder (Coding Rate == 1/3)




Figure 2 Basic Architecture of Turbo Decoder (Coding Rate == 1/3)

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet




Figure 3. Alpha, Beta and Lambda Calculation Sequence

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet

: **ن** Ŋ 7 9 State Transition in Beta Computation 7 2 0 0 Next[m][0] Next[m][1] State m

State Mansillon in Alpha Computation	7	9	7
	و	3	4
	5	2	3
	4	-	ο.
	<i>i</i> .	7	9
	2	4	ب
	-	€ .	2
	0	0	~ ~
	State m	prev[m][0]	p rev[m][1]

Figure 4 State Transition in Beta and Alpha Computation.





Figure 5. Beta Computation Block Diagram

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet



Prior Art

Figure 6 Details Beta Computation and Critical Path Block Diagram

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet




Figure 7: The Improved Structure of Beta Computation and Critical Path Diagram

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet




Figure 8 Overall Structure of Pipelined Beta Computation Path Diagram

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet

1	الق			_		7/	1	
	norm slized feed back			2	beta compute & unnor- malized	norm elize	write to Bets Memory	
	beta computo write to Beta Memory			-	beia compuic & unnor- malized		no	
	feed back	. 60 E		0	beta compute & unnor- malized feed back		rite to Beta Memory	- 60
	compute	pipelinin			no	norm alize	Frite to Beta	after pipelinin
	norm slized feed back	before p		7	beta compute & no feed back	norm slize	write to Beta Memory	r fter pij
	beta compute write to Beta Memory	ຄ ຄ ເ		9	beta compute & unnor- malized	norm blize	write to Beta Memory	e S S
	feed back	ion Sta		S	bets compute & unnor- malized:	norm alize	write to Beta Memory	tion Sta
	beta compute write to Beta Memory	om putation		4	beta compute & unnor- malized feed back	norm alize	write to Beta Memory	Computation
	feed back	eta Cor		3	beta compute & unnor- malized feed back	norm alize	write to Beto Memory	B eta Co
	compute	m		2	beta compute & unnor- malized feed back	norm slize	write to Beta Memory	' Д
	feed back.			-	beta. compute annor- malized	norm elize	·	
	beta compute on			. 0	compute & unnor- malized feed back			
c lock	Beta Computation & Normalization Beta Memory Wite	· .	C 0 C k	Pipeline Control State	B c ta C o m p u ta tio n	Norm alization	Beta Memory Wite	·

Figure 9 The pipeline Stages of Beta Computation Diagram

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet




Figure 10 Alpha Computation Block Digram

TIOF ARE




Figure 11 Lambda Computation Block Diagram

Prior Art

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet




Figure 12 Details Alpha and Lambda Computation and Critical Path Block Diagram

Prior Art

Appl. No. 10/649,785 Art Unit 2133 Customer No. 26694 Confirmation No. 5599 Replacement Sheet




Figure 13 Improved Structure of Alpha and Lambda Computation and Critical Path Diagram




Figure 14 The Overall Structure of Pipelined Alpha Computation Path Diagram





Figure 15 The Overall Structure of Pipelined Lambda Computation Path Diagram



igure 16 BER and SNR simulation for original normalization and new normalization Block length = 3856 bits)




Figure 17 BER and SNR simulation for original normalization and new normalization (Block length = 5114 bits)